Register file organization for coarse-grained reconfigurable architectures: compiler-microarchitecture perspective
Description
Coarse-Grained Reconfigurable Architectures (CGRA) are a promising fabric for improving the performance and power-efficiency of computing devices. CGRAs are composed of components that are well-optimized to execute loops and rotating register file is an example of such a component present in CGRAs. Due to the rotating nature of register indexes in rotating register file, it is very challenging, if at all possible, to hold and properly index memory addresses (pointers) and static values. In this Thesis, different structures for CGRA register files are investigated. Those structures are experimentally compared in terms of performance of mapped applications, design frequency, and area. It is shown that a register file that can logically be partitioned into rotating and non-rotating regions is an excellent choice because it imposes the minimum restriction on underlying CGRA mapping algorithm while resulting in efficient resource utilization.
Date Created
The date the item was original created (prior to any relationship with the ASU Digital Repositories.)
2014
Agent
- Author (aut): Saluja, Dipal
- Thesis advisor (ths): Shrivastava, Aviral
- Committee member: Lee, Yann-Hang
- Committee member: Wu, Carole-Jean
- Publisher (pbl): Arizona State University