SystemC TLM2.0 modeling of network-on-chip architecture
Description
Network-on-Chip (NoC) architectures have emerged as the solution to the on-chip communication challenges of multi-core embedded processor architectures. Design space exploration and performance evaluation of a NoC design requires fast simulation infrastructure. Simulation of register transfer level model of NoC is too slow for any meaningful design space exploration. One of the solutions to reduce the speed of simulation is to increase the level of abstraction. SystemC TLM2.0 provides the capability to model hardware design at higher levels of abstraction with trade-off of simulation speed and accuracy. In this thesis, SystemC TLM2.0 models of NoC routers are developed at three levels of abstraction namely loosely-timed, approximately-timed, and cycle accurate. Simulation speed and accuracy of these three models are evaluated by a case study of a 4x4 mesh NoC.
Date Created
The date the item was original created (prior to any relationship with the ASU Digital Repositories.)
2012
Agent
- Author (aut): Arlagadda Narasimharaju, Jyothi Swaroop
- Thesis advisor (ths): Chatha, Karamvir S
- Committee member: Sen, Arunabha
- Committee member: Shrivastava, Aviral
- Publisher (pbl): Arizona State University